



(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:
05.11.1997 Bulletin 1997/45

(51) Int. Cl.⁶ **H01L 21/768**, **H01L 23/522**

(21) Application number: 97107086.7

(22) Date of filing: 29.04.1997

(84) Designated Contracting' States:
DE FR GB IT NL

(30) Priority: 29.04.1996 US 16403

(71) Applicant:
TEXAS INSTRUMENTS INCORPORATED
Dallas Texas 75265 (US)

(72) Inventors:


- Havemann, Robert H.
Garland, Texas 75044 (US)
- Jain, Manoj K.
Plano, Texas 75075 (US)

(74) Representative:
Schwepfnger, Karl-Heinz, Dipl.-Ing.
Prinz & Partner,
Manzingerweg 7
81241 München (DE)

(54) **Interconnect structure and method of manufacturing using two different low dielectric constant insulators**

(57) An intermetal level dielectric with two different low dielectric constant insulators: one for gap filling (140) within a metal level and the other (150) for between metal levels. Preferred embodiments include

HSQ (140) as the gap filling low dielectric constant insulator and fluorinated silicon oxide (150) as the between metal level low dielectric constant insulator.



File

Description

BACKGROUND OF THE INVENTION

The invention relates to semiconductor devices, and, more particularly, to integrated circuit insulation and methods of fabrication.

Integrated circuits typically include field effect transistors with source/drains formed in a silicon substrate and insulated gates on the substrate together with multiple overlying metal (or polysilicon) interconnections formed in levels. An insulating layer lies between the gates/sources/drains and the interconnections formed from the first metal level (premetal dielectric) and also between successive metal levels (intermetal-level dielectric). Vertical vias in the insulating layers filled with metal (or polysilicon) provide connections between interconnections formed in adjacent metal levels and also between the gate/source/drain and the first metal level interconnections. Each insulating layer must cover the relatively bumpy topography of the interconnections of a metal level or the gates, and this includes crevices between closely spaced interconnects in the same metal level. Also, the dielectric constant of the insulating layer should be as low as practical to limit capacitive coupling between closely spaced interconnects in the same metal level and in adjacent overlying and underlying metal levels.

Various approaches form silicon dioxide (oxide) insulating layers over bumpy topography: reflowing deposited borophosphosilicate glass (BPSG), using spin-on glass (SOG), sputtering while depositing in plasma enhanced chemical vapor deposition (PECVD) with tetraethoxysilane (TEOS) plus oxygen as source gasses, etching back a stack of deposited glass plus spun-on planarizing photoresist, and chemical-mechanical polishing (CMP) deposited oxide.

All these oxide approaches have problems including the relatively high dielectric constant of silicon oxides: roughly 3.9-4.2. This limits how closely the interconnections can be packed and still maintain a low capacitive coupling.

Laxman, Low ϵ Dielectrics: CVD Fluorinated Silicon Dioxides, 18 Semiconductor International 71 (May 1995), summarizes reports of fluorinated silicon dioxide for use as an intermetal level dielectric which has a dielectric constant lower than that of silicon dioxide. In particular, PECVD using silicon tetrafluoride (SiF_4), silane (SiH_4), and oxygen (O_2) source gasses can deposit SiO_xF_y with up to 10% fluorine and a dielectric constant in the range 3.0 to 3.7. But this dielectric constant still limits the packing density of interconnections. Alternatives sandwich the fluorinated oxide between layers of conformally deposited silicon dioxide.

Organic polymer insulators provide another approach to low dielectric constant insulators. Formation by vapor deposition ensures filling of crevices between closely spaced interconnections. For example, parylenes are thermoplastic polymers that have low die-

lectric constants (e.g., 2.35 to 3.15), low water affinity, and may be conformally deposited from a vapor without solvents and high temperature cures. Parylene with hydrogen on the aliphatic carbons may be used at temperatures up to about 400°C under an N_2 atmosphere, whereas aliphatic perfluorination increases the useful temperature to about 530°C. However, these conformal depositions must be planarized, and typically the polymer is etched back and a planarizing silicon oxide deposition is applied over the polymer.

Lastly, a sort of hybrid of polymers and spin-on-glasses, hydrogen silsesquioxane (HSQ), may be spun-on and cured to yield an insulator with dielectric constant of about 3.0. Indeed, first deposit a conformal coat of silicon oxide (such as PECVD of TEOS) over bumpy topography, then spin on HSQ to fill in the gaps for planarity, cure the HSQ, and finally deposit a cap layer of oxide. The HSQ has good gap filling capabilities but can potentially crack for thick films (e.g., roughly 1 μm). Thus the cap layer of oxide may be relatively thick. However, the HSQ/cap oxide structure has an effective dielectric constant much higher than that of pure HSQ, and some of the benefit of the HSQ is lost.

SUMMARY OF THE INVENTION

The present invention provides an integrated circuit structure. The structure comprises an intermetal level dielectric or premetal level dielectric with two (or more) low dielectric constant insulating materials: one material for gap filling and the other material for filling to an overlying metal level. Preferred embodiments use gap filling with spin-on materials such as HSQ together with level filling materials such as PECVD fluorinated oxide.

Advantages include an insulating structure having a low effective dielectric constant which makes use of a good gap-filling low-dielectric-constant material having limitations such as cracking of thick layers.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will now be further described, by way of example, with reference to the accompanying drawings in which:

Figures 1a-e illustrate in cross sectional elevation views the steps of a first preferred embodiment and method of the invention;

Figures 2a-d illustrate in cross sectional elevation views the steps of a second preferred embodiment and method of the invention;

Figures 3a-c illustrate in cross sectional elevation views the steps of a third preferred embodiment and method of the invention;

Figures 4a-c illustrate in cross sectional elevation views the steps of a fourth preferred embodiment

and method of the invention;

Figures 5a-d illustrate in cross sectional elevation views the steps of a fifth preferred embodiment and method of the invention;


Figures 6a-d show in cross sectional elevation views of recessed wiring in accordance with a preferred embodiment and method of the invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Figures 1a-d illustrate in cross sectional elevation views the steps of a first preferred embodiment method of insulator formation between metal lines during integrated circuit fabrication. In particular, start with the partially fabricated circuit of Figure 1a which includes polysilicon gate 104 and field oxide 106 on silicon substrate 102 and lying under premetal level dielectric (PMD) 110 (which may be silicon dioxide) with metal lines 112-120 on PMD 110 and metal filled vias 122-124 extending through PMD 110. The metal lines may be made of aluminum with TiN cladding on top and bottom. Metal lines 112-120 are 0.35-0.5 μm and 0.75-0.5 μm high with only 0.35-0.5 μm spacing between lines 112-116 and between lines 118-120. Of course, other heights, widths, and spacings could also be used, such as 0.25 μm wide and 0.8 μm high. Thus the dielectric constant of the insulator between the metal lines should be as small as possible to limit capacitive coupling. Also, the PMD could be a stack of a thin conformal layer of undoped oxide, a conformal layer of doped oxide (BPSG or PSG), and thick fluorinated oxide; this stack provides a lower effective dielectric constant by the use of fluorinated oxide and also provides ion gathering with the doped oxide layer; see Figure 1e.

Spin on layer 140 of hydrogen silsesquioxane (HSQ) is formed to an average thickness of about 0.3-0.5 μm ; the thickness of HSQ layer 140 will be only about 0.05 μm over the metal lines but will fill the gaps; and over large metal structures (e.g., capacitor plates) the thickness will be closer to the average. The HSQ is cured at about 400°C; the HSQ has a chemical composition of roughly $[\text{SiHO}_{3/2}]_n$ in a crosslinked structure. HSQ layer 140 is thin enough to avoid cracking.

Next, a 0.95 μm thick fluorinated silicon oxide (FSG) layer 150 is deposited on HSQ layer 140 by plasma-enhanced deposition using a fluorinated tetraethoxysilane (fluorinated TEOS) plus oxygen source gases. The (unbalanced) reaction is:



Many alternative source gasses exist, such as silane, oxygen, and silicon tetrafluoride plus argon inert gas. The (unbalanced) reaction is then



Plasma heating increases the substrate temperature which is held at about 330°C. The source gas flows are about 30 sccm SiH_4 , 45 sccm O_2 , 15 sccm SiF_4 , and 15 sccm Ar. The total pressure in the reaction chamber is about 4-5 mTorr. The fluorinated oxide deposits at about 290 nm/min and has a fluorine content of 2-6% and a dielectric constant of about 3.5; see Figure 1c. Note that chemical mechanical polishing (CMP) can be applied to planarize the surface of fluorinated oxide 150, and another advantage of fluorinated oxide is that it polishes somewhat more rapidly than undoped oxide.

After completion of the intermetal level dielectric 140-150, photolithographically pattern and etch vias 160-162 for connection from metal lines 112-120 to an overlying metal level. The vias are then filled with metal and deposit the second level of metal. Then photolithographically pattern the second level metal to form second metal level wiring 172-174 on insulator stack 140-150 and connecting by vias 160-162 to first metal level wiring. The via filling may be either a selective or a blanket chemical vapor deposition of tungsten with etchback followed by a capped aluminum layer deposition for the second metal level; or the via filling may be coincident with the second metal level deposition such as by aluminum reflow. Also, the vias may have a barrier-liner formed prior to filling; liners such as Ti, TiN, TiW may be sputtered on. See Figure 1d illustrating the second metal level wiring 172-174. Note that the via passes primarily through fluorinated oxide 150 and not HSQ 140, and the fluorinated oxide has etch properties analogous to nonfluorinated oxide.

The use of HSQ as the gap filler and (unfluorinated) oxide as the between metal levels filler reduces the coupling capacitance between 0.5 wide μm metal wirings spaced 0.5 μm apart by about 13 % as compared to the coupling capacitance with (nonfluorinated) oxide as both the gap filler and the between metal levels filler. In contrast, the preferred embodiment of using HSQ gap filler together with fluorinated oxide as the between metal level filler reduces the coupling capacitance about 22%. Thus the use of two low dielectric constant insulators provides a much better effective dielectric constant than the use of just one low dielectric constant insulator together with oxide.

Repetition of the HSQ and fluorinated oxide depositors along with via and patterned metal layers can be used for multilevel metal structures.

Figures 2a-d illustrate a second preferred embodiment method for JLD fabrication which includes dielectric liners for the metal wirings and dielectric separators between the two low dielectric constant insulators. In particular, begin as in the first preferred embodiment with first level metal wiring 112-120 on a premetal level dielectric 110. Then conformally deposit 50-100 nm thick (nonfluorinated) oxide 210; see Figure 2a. Oxide 210 may be deposited by PETEOS and provides a protective liner for metal wirings 112-120.

Next, spin on HSQ 140 to a thickness of about 0.5 μm to fill in the gaps between the first level metal wiring

112-120. Cure the HSQ. Then deposit a 50-100 nm thick separator layer 240 of oxide on HSQ 140; see Figure 2b. Separator 240 provides a separating barrier between the HSQ 140 and the overlying fluorinated oxide to come; the separator prevents fluorine from diffusing into and degrading the HSQ.

Then deposit more than 1 μm of fluorinated oxide 150 and polish (CMP) the fluorinated oxide down to a thickness of 0.85 μm on separator 240; this deposition may be as previously described in the first preferred embodiment. And deposit another 50-100 nm thick separator oxide 250 on fluorinated oxide 150; see Figure 2c. Again, separator 250 may deter diffusion of fluorine upward into the overlying metal to come.

As in the first preferred embodiment, photolithographically pattern and etch vias 160-162 through separator 250, fluorinated oxide 150, separator 240, HSQ 140, and liner 210 for connection from metal lines 112-120 to an overlying metal level. Then fill the vias with metal and deposit the second level of metal; again, the fill and second metal deposition may coincide and the vias may have liners. Next, photolithographically pattern the second level metal to form second metal level wiring 172-174 on insulator stack 140-150 with separators 240 and 250 plus liner 210 and connecting by vias 160-162 to first metal level wiring. Lastly, deposit 50-100 nm thick metal liner 270 on second level metal wiring 172-174. The deposition may be PECVD oxide; see Figure 2d.

The steps HSQ, separator, fluorinated oxide, separator, vias, via filling, second metal deposition and patterning, and metal liner may be repeated to form third, fourth, fifth, et cetera levels of metal wiring with low dielectric constant insulating structures.

Any one or more of the separator layers 240 and 250 and the liner layers 210 and 270 could be omitted. The separators or liners could be made of insulators such as silicon nitride, but the dielectric constant of nitride is about 7.9 so such layers must be very thin.

Figures 3a-c illustrate a third preferred embodiment low dielectric constant insulator structure method which uses three dielectrics. In particular, Figure 3a shows two metal wiring lines 112-120 as in Figure 1a plus a conformally deposited polymer 330 such as a parylene (poly-paraxylylene) overlying the metal lines. Parylenes have very low dielectric constant: down to 2.35 for fluorinated parylenes, and can be deposited from the vapor phase from active monomers.

Figure 3b shows the structure after an anisotropic etch of polymer 330 to leave sidewall and minimal space filling polymer 332. Thus the adhesion to the underlying PMD and metal plus the mechanical strength of polymer 332 need not be large because it will not be the primary support material for the next layer.

Alternatively, for a polymer having sufficient adhesion and mechanical strength, the anisotropic etchback may be eliminated and the next layer, such as HSQ or fluorinated oxide or both, can be directly applied to the structure illustrated in Figure 3a.

Figure 3c illustrates planarizing HSQ 342 spun on to fill in between the polymer sidewalled metal lines and fluorinated oxide (FSG) 352 deposited on HSQ 342 to provide filler up to an overlying metal level as with the first preferred embodiment. Of course, liners and separators such as in the second preferred embodiment could also be added, and the fluorinated oxide could be planarized with CMP.

The intermetal level dielectric (ILD) with polymer only as sidewall and minimal gap filler allows use of many polymers which would otherwise have limitations such as lack of mechanical strength, and the combination with HSQ and FSG keeps the effective dielectric constant low.

Figures 4a-c show two successive applications of the a simplified version of the third preferred embodiment type of ILD for two successive metal levels. In particular, Figure 4a shows fluorinated polymer 430 conformally deposited over metal lines 412-420 on insulator 402. Metal lines 414-420 are about 0.25 μm wide and 0.7 μm high with 0.25 μm spacings, metal line 412 is about 0.4 μm wide and represents a widening of a metal line for vertical via connection. Again, the metal could be aluminum with cladding such as TiN on both the top and bottom.

Figure 4b shows fluorinated polymer 432 etched back to fill between the closely spaced metal lines and form sidewalls on the others. Figure 4b also shows planarized fluorinated oxide 450 covering the metal lines and fluorinated polymer to a thickness of about 0.7 μm . Fluorinated oxide 450 could be plasma-enhanced deposited (source gasses fluorinated TEOS or silane plus oxygen plus silicon tetrafluoride) with simultaneous sputtering for planarization, or could use a sacrificial layer etchback or CMP for planarization.

Figure 4c shows metal-filled via 452 connecting first level metal line 412 through fluorinated oxide 450 up to second level metal line 462 together with other second level metal lines 464-470 on fluorinated oxide 450. Etched back fluorinated polymer 482 fills in between closely spaced metal lines 462-470 and forms sidewall spacers on others; and planarized fluorinated oxide 490 covers the second level metal lines. Metal-filled via 492 connects second level metal line 470 to third level metal lines (not shown) later formed on fluorinated oxide 490. Metal-filled vias 452 and 492 may be formed by first photolithographic patterning and etching the oxide followed by filling with tungsten through either blanket deposition plus etchback or selective deposition. The metal lines are formed by blanket metal deposition followed by photolithographic patterning and anisotropic etching. Further levels can be fabricated by repetition.

Figures 5a-d illustrate in cross sectional elevation views two successive applications of a polymer refill preferred embodiment type of IMD for two successive metal levels. Indeed, Figure 5a shows metal lines 512-520 on insulating layer 510 and with planarized fluorinated oxide layer 530 overlying the metal lines. Metal lines 514, 516, 518, and 520 have a minimal linewidth,

about 0.25 μm wide, and a height of about 0.7 μm ; whereas, metal line 512 indicates a width increase to about 0.4 μm for via alignment ease. The spacings between the metal lines in metal line pairs 514-516 and 518-520 are minimal, about 0.25 μm , but other spacings are larger. The metal lines are formed by blanket deposition followed by photolithographic patterning; the metal could be cladded aluminum.

Photolithographically locate the minimal metal line spacings and etch fluorinated oxide 530 out from the minimal spacings. The etch may be an anisotropic plasma etch or could be selective with respect to the metal and use the metal lines as lateral etchstops. An overetch into the underlying insulator 510 may be used. After the fluorinated oxide etch, conformally deposit fluorinated polymer 540 as previously described; the conformal deposition to a thickness of at least 0.125 μm will fill the minimal spacings; see Figure 5b illustrating a deposition of about 0.4 μm of polymer.

Figure 5c shows an etchback of polymer 540 to leave only polymer fillers 542 in the minimal spacings. After the polymer etchback, deposit about 0.5 μm of fluorinated oxide 550. Fluorinated oxides 530 and 550 form a single fluorinated oxide 580.

The metal level is completed by photolithographically defining and etching vias in fluorinated oxide 580 to the wide portions of the metal lines such as metal line 512; then fill the vies by either selective metal deposition or blanket deposition and etchback. The vias may be filled with tungsten with a barrier layer. The metal-filled vias 560 provide connection to a second metal level plus overlying fluorinated oxide 590 with refilled polymer 582 which are formed in the same manner as the metal level just described; see Figure 5d. An alternative would be to deposit the metal which fill vias 560 and is patterned to form the second level metal lines in as a single step. This could be any conformal metal deposition method such as chemical vapor deposition or a reflow of metal such as aluminum; optionally a sputtered barrier metal layer could be initially deposited.

As previously described, liners for the metal lines and/or separators between dielectric materials could be used. + Figures 6a-c illustrate in cross sectional elevation views a recessed metal (Damasene) preferred embodiment IMD and method. In particular, Figure 6a shows fluorinated oxide layer 602 as the between metal levels filler on separator layer 604 and liner layer 606 plus metal wiring line 608 which is imbedded in dielectric layer 610. Dielectric layer 620 is on fluorinated oxide 602 and wiring line grooves 630-632 have been photolithographically patterned and etched in dielectric layer 620; grooves 630-632 may be 0.3 μm wide. Separator 604 and liner 606 may be plasma enhanced deposited TEOS oxide of thickness about 10 nm; fluorinated oxide layer 602 may be 1 μm thick, and dielectric layer 620 may be 0.8 μm thick and made of a low dielectric constant material such as fluorinated oxide or cured HSQ or polymer. Also, grooves 630-632 need not extend completely through dielectric layer 620 for thicker dielectric

layers.

Figure 6b shows conformal liner layer 626 on dielectric layer 620 and in the grooves, and metal 628 deposited to fill the grooves. Metal 628 may be chemical vapor deposited or reflowed to fill the grooves. Then applied CMP planarizes away all of metal 628 outside of the grooves, leaving metal lines 627, 629 in the grooves as in Figure 6c.

Figure 6d illustrates separator layer 624 and the between metal levels filler fluorinated oxide layer 622 deposited on the planarized surface to complete the IMD between metal lines 627, 629 and metal lines which would be formed over fluorinated oxide 622. Again, separator layer 626 would be very thin (10 nm) and could be PETEOS, and fluorinated oxide 622 would be about 1 μm thick.

Modifications of the preferred embodiments of two or more low dielectric constant materials for an inter-level dielectric (either PMD or IMD) can be made while retaining the low effective dielectric constant. For example, the fluorinated oxide used could have a lower or higher effective fluorine content and thus a dielectric constant of down to 3.0 or up to 3.6 or 3.7; the dimensions of the metal and polysilicon lines and the spacing between lines, both horizontal and vertical, could be varied; the number of different insulators used in between metal wiring layers could be varied and graded compositions, such as the fluorine content varying in fluorinated oxide, could be used.

Further, low dielectric constant insulator could be used as at least part of the passivation overcoat which covers a completed integrated circuit. Indeed, a first SiO_xF_y layer filling the gaps between the top level metal lines with an overlying silicon nitride layer could be used, or a polymer or spin-on glass gap filling plus SiO_xF_y overlayer plus top silicon nitride could be used.

Claims

1. An integrated circuit structure comprising;

a first insulating region formed adjacent a first conductor region from a first insulating material;

a second insulating region formed adjacent said first insulating region, said first conductor region and under a second conductor region, said second insulating region being formed from a second insulating region formed from a second insulating material differing from said first insulating material.

2. The structure as claimed in Claim 1, wherein the first insulating material or the second insulating material is a dielectric material.

3. The structure as claimed in Claim 2, wherein the dielectric material of said first insulating region has a dielectric constant less than a dielectric constant

of the dielectric material of second insulating region; insulating region and the second insulating region.

4. The structure as claimed in Claim 2 or Claim 3, wherein the dielectric material of the first insulating region has a dielectric constant of approximately 3.7 or less.
5. The structure as claimed in any of Claims 2 to 4, wherein the dielectric material of the second insulating region has a dielectric constant of approximately 3.7 or less.
6. The structure as claimed in any preceding claim further comprising;

a separating region formed between said first insulating region and said second insulating region.

7. A method for forming an integrated circuit structure comprising;

forming a first insulating region substantially adjacent a first conductor region from a first insulating material;

forming a second insulating region adjacent said first insulating region, said first conductor region and under a region at which a second conductor is to be formed, said second region being formed from a second insulating material differing from said first insulating material.

8. The method as claimed in Claim 7, wherein the steps of forming the first insulating region or the second insulating region comprise depositing a dielectric material.
9. The method as claimed in Claim 7 or Claim 8, wherein the step of forming the second insulating region comprises forming a region having a dielectric constant less than a dielectric constant of said first insulating region.
10. The method as claimed in Claim 8 or Claim 9, wherein the step of forming the first insulating region comprises forming a region of dielectric material having a dielectric constant of approximately 3.7 or less.
11. The method as claimed in any of Claims 8 to 10, wherein the step of forming the second insulating region comprises forming a region of dielectric material having a dielectric constant of approximately 3.7 or less.
12. The method as claimed in any of Claims 8 to 11, further comprising;

forming a separating region between the first




Fig. 1a




Fig. 1b




Fig. 1a





Fig. 16






Fig. 2b




Fig. 2a




Fig. 2a




Fig. 2b




Fig. 3a




Fig. 3b




Fig. 3b




Fig 4a




Fig 4b




Fig 4c




Fig 5a




Fig 5b




Fig 5c




Fig 5d




Fig. 6a




Fig. 6b




Fig. 6c





Fig. 6d



Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) EP 0 805 491 A3

(12) EUROPEAN PATENT APPLICATION

(88) Date of publication A3:
12.11.1997 Bulletin 1997/46

(51) Int. Cl.⁶ H01L 21/768, H01L 23/522

(43) Date of publication A2:
05.11.1997 Bulletin 1997/45

(21) Application number: 97107086.7

(22) Date of filing: 29.04.1997

(84) Designated Contracting States:
DE FR GB IT NL

(30) Priority: 29.04.1996 US 16403

(71) Applicant:
TEXAS INSTRUMENTS INCORPORATED
Dallas Texas 75265 (US)


(72) Inventors:
• Hayemann, Robert H.
Garland, Texas 75044 (US)
• Jain, Manoj K.
Plano, Texas 75075 (US)

(74) Representative:
Schwepfing, Karl-Heinz, Dipl.-Ing.
Prinz & Partner
Manzingerweg 7
81241 München (DE)

(54) Interconnect structure and method of manufacturing using two different low dielectric constant insulators

(57) An intermetal level dielectric with two different low dielectric constant insulators: one for gap filling (140) within a metal level and the other (150) for between metal levels. Preferred embodiments include

HSQ (140) as the gap filling low dielectric constant insulator and fluorinated silicon oxide (150) as the between metal level low dielectric constant insulator.



EP 0 805 491 A3



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 97 10 7086

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
X	EP 0 706 216 A (SONY CORP) 10 April 1996 * page 2, line 43 - page 3, line 30 * * page 4, line 6 - line 54; figures 2,7 *	1-4,6-8, 10,12	H01L21/768 H01L23/522
X	US 5 476 817 A (NUMATA KEN) 19 December 1995 * column 4, line 59 - column 7, line 35; figure 5; table 1 *	1-4,7,8, 10	
			TECHNICAL FIELDS SEARCHED (Int.Cl.6)
			H01L
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 25 August 1997	Examiner Königstein, C
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>I : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document</p>			

EPO FORM 1503 03/87 (P04C01)